Template: Pico OLED 2.23 Spec
From Waveshare Wiki
Revision as of 09:45, 10 May 2021 by Waveshare-eng11 (talk | contribs) (Created page with "==Overview== This 2.23inch OLED display module is designed for Raspberry Pi Pico, 128x32 pixels, support PSI/I2C interface. ==Features== *Adopts both 4-wire SPI and I2C interf...")
Overview
This 2.23inch OLED display module is designed for Raspberry Pi Pico, 128x32 pixels, support PSI/I2C interface.
Features
- Adopts both 4-wire SPI and I2C interface, better compatibility, fast data rate
- Standard Raspberry Pi Pico header, supports Raspberry Pi Pico series boards
Specification
Working voltage | 3.3V |
Controller | SSD1305 |
Interface | 4-wire SPI / I2C |
Resolution | 128 x 32 Pixels |
Pixel size | 0.41 × 0.39mm |
Display area | 55.02 × 13.10mm |
Outline dimension | 63.00 x 26.00(mm) |
Pinout
LCD and the controller
The built-in controller used in this OLED is SSD1305, which has 132 × 64 bit SRAM, supports a maximum 132 × 64 pixels screen, supports SPI/I2C/8bit 8080 parallel port. The solution of this screen is 128 × 32 pixels, so the internal SRAM is not fully used. This module uses four-wire SPI and I2C interfaces, with good compatibility and high transmission speed.
I2C Communication
- In I2C communication, first send a 7bit slave device address + 1bit read and write bits, and wait for the response from the device.
- After the slave device responds, it sends a control byte, which determines whether the byte sent later is a command or data, and then waits for the slave device to respond.
- After the slave device responds again, if a command is sent, only a one-byte command is sent. If sending data, only one byte can be sent, or multiple bytes of data can be sent in succession, depending on the situation.
SPI Communication
- As shown in the figure above, the data on SDIN is shifted into an 8-bit shift register at the rising edge of each SCLK in the order of MSB first and LSB last.
- D/C# is sampled every eighth clock, and the data in the shift register is written into the graphic display memory (GDDRAM) or command register, under the same count clock.
- In serial mode, only write operations are allowed. Write operation process in 4-wireSPI mode.