Difference between revisions of "CoreEP3C5"
From Waveshare Wiki
| Line 9: | Line 9: | ||
==Resources== | ==Resources== | ||
*[[:File:CoreEP3C5-Schematic.pdf|Schematic]] | *[[:File:CoreEP3C5-Schematic.pdf|Schematic]] | ||
| − | |||
*Demo Code: [[:File:EP3C5-Verilog-VHDL.7z|Verilog | VHDL]] | [[:File:EP3C5-NIOS.7z|NIOS]] | *Demo Code: [[:File:EP3C5-Verilog-VHDL.7z|Verilog | VHDL]] | [[:File:EP3C5-NIOS.7z|NIOS]] | ||
<!--*[[:File:EP3C5-Demo-Code-User-Guide.xls|User Manual]]--> | <!--*[[:File:EP3C5-Demo-Code-User-Guide.xls|User Manual]]--> | ||
Revision as of 11:21, 25 June 2021
[中文]
Introduction
FPGA core board, features the ALTERA Cyclone III chip EP3C5E144C8N onboard
| More |
Resources
- Schematic
- Demo Code: Verilog | VHDL | NIOS
- User Manual
- Pin Configuration
- Software
- Datasheets
FAQ
Support
Support
If you require technical support, please go to the Support page and open a ticket.